JPS62613B2 - - Google Patents

Info

Publication number
JPS62613B2
JPS62613B2 JP53078972A JP7897278A JPS62613B2 JP S62613 B2 JPS62613 B2 JP S62613B2 JP 53078972 A JP53078972 A JP 53078972A JP 7897278 A JP7897278 A JP 7897278A JP S62613 B2 JPS62613 B2 JP S62613B2
Authority
JP
Japan
Prior art keywords
node
mostq
level
threshold voltage
input
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP53078972A
Other languages
English (en)
Japanese (ja)
Other versions
JPS555563A (en
Inventor
Akira Osami
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP7897278A priority Critical patent/JPS555563A/ja
Publication of JPS555563A publication Critical patent/JPS555563A/ja
Publication of JPS62613B2 publication Critical patent/JPS62613B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0175—Coupling arrangements; Interface arrangements
    • H03K19/0185—Coupling arrangements; Interface arrangements using field effect transistors only
    • H03K19/018507—Interface arrangements
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/01—Modifications for accelerating switching
    • H03K19/017—Modifications for accelerating switching in field-effect transistor circuits
    • H03K19/01707—Modifications for accelerating switching in field-effect transistor circuits in asynchronous circuits
    • H03K19/01714—Modifications for accelerating switching in field-effect transistor circuits in asynchronous circuits by bootstrapping, i.e. by positive feed-back

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Electronic Switches (AREA)
  • Logic Circuits (AREA)
JP7897278A 1978-06-28 1978-06-28 Semiconductor circuit Granted JPS555563A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP7897278A JPS555563A (en) 1978-06-28 1978-06-28 Semiconductor circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP7897278A JPS555563A (en) 1978-06-28 1978-06-28 Semiconductor circuit

Publications (2)

Publication Number Publication Date
JPS555563A JPS555563A (en) 1980-01-16
JPS62613B2 true JPS62613B2 (en]) 1987-01-08

Family

ID=13676805

Family Applications (1)

Application Number Title Priority Date Filing Date
JP7897278A Granted JPS555563A (en) 1978-06-28 1978-06-28 Semiconductor circuit

Country Status (1)

Country Link
JP (1) JPS555563A (en])

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0196922U (en]) * 1987-12-17 1989-06-28

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5214074A (en) * 1975-06-24 1977-02-02 Agency Of Ind Science & Technol Method and device to automatically measure the indicator of amount of activated sludge

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0196922U (en]) * 1987-12-17 1989-06-28

Also Published As

Publication number Publication date
JPS555563A (en) 1980-01-16

Similar Documents

Publication Publication Date Title
EP0030813B1 (en) Boosting circuits
US5633600A (en) Output buffer circuit having a minimized output voltage propagation
US4843261A (en) Complementary output, high-density CMOS decoder/driver circuit for semiconductor memories
US4161040A (en) Data-in amplifier for an MISFET memory device having a clamped output except during the write operation
JPH08251014A (ja) ダイナミック論理回路を有する装置及びその装置の製造方法並びに信号の処理方法
JPH0232717B2 (en])
US4038567A (en) Memory input signal buffer circuit
JPH0158896B2 (en])
JPS5914827B2 (ja) アドレス選択システム
JPH0216057B2 (en])
JPH0151093B2 (en])
US3660684A (en) Low voltage level output driver circuit
KR100518127B1 (ko) 스탠바이 모드 동안 회로의 서브스레스홀드 누설을 감소시키는 방법
US4491748A (en) High performance FET driver circuit
US4677313A (en) LSI high-voltage timing circuit for MOS dynamic memory element
JPS6137709B2 (en])
JPH0810550B2 (ja) バツフア回路
US4496850A (en) Semiconductor circuit for enabling a quick rise of the potential _on the word line for driving a clock signal line
KR890004652B1 (ko) 정합된 타이밍의 다이나믹 회로와 스태틱회로를 갖는 반도체장치
US4468576A (en) Inverter circuit having transistors operable in a shallow saturation region for avoiding fluctuation of electrical characteristics
US4442365A (en) High speed latch circuit
US4649300A (en) Bootstrap buffer
JPS62613B2 (en])
US4902919A (en) Inverting latching bootstrap driver with Vdd *2 booting
US5469385A (en) Output buffer with boost from voltage supplies